International workshop on RISC-V for HPC (RISCV-HPC)

$17 th\ December\ 2025,\ Hyderabad-India$

Technical Program

Time	Session		Presenters
13:55 – 14:00	Welcome Note		RISCV-HPC Organizing Committee
14:00 – 14:40	Keynote #1		
14:40 – 15:00	Paper Session 1	Hardware-Software Co-Design of Post-	Rishabh Shrivastava and Utsav
		Quantum FALCON Digital Signature	Banerjee, IISC Bangalore
		Scheme with RISC-V	
15:00 – 15:20		Neuromorphic Adaptive Precision	Om Maheshwari, Sahil Maurya and Dr.
		RISC-V Processor with Real-Time	Bikram Paul, IIT Mandi
		Precision Scaling and Neuronal State	
		Management	
15:20 – 16:00	Tech Talks		CaligoTech, C-DAC, Vyoma Systems
16:00 – 16:30	Break		
16:30 - 17:10	Keynote #2		
17:10 – 17:30		Performance Evaluation of AI Inference	Kishor Yerol Damodaran, Abhishek
		on the Tenstorrent Wormhole RISC-V	Patel, Krishnan Gopal Gupta, Shashank
		Accelerator	Sharma, Samrit Kumar Maity and
			Sanjay Wandhekar, C-DAC
17:30 - 17:50		Porting an Enterprise Linux Distribution	Surendra Billa, Rushikesh Jadhav,
		to Custom RISC-V Hardware: A Rocky	Rutuja Sandbhor, Yogeshwar
		Linux Case Study	Sonawane and Sanjay Wandhekar,
			C-DAC
17:50 – 18:10		Quantitative Evaluation of Hazard	Kushagra Agrawal, Anindita Basak,
	Paper	Mitigation Strategies in a 5-Stage RISC-	Abhishek Raj and Aakarsh Singh, KIIT
	Session 2	V Pipeline: A Benchmark-Driven	
		Analysis Using Fibonacci and Prime	
		Sieve	
18:10 – 18:20		Performance Analysis of Compiler Code	Rama Kishan Malladi and Nitya
		Generation for HPC and AI Kernels on	Hariharan, Tenstorrent
		RISC-V	
18:20 – 18:30		RISC-V Based SoC Design Featuring	Umer Kudachi, Shreevatsa Alawandi,
		Fixed and Floating Point Units with	Aishwarya Beedanal and Dr. Saroja
		Integrated FFT Accelerator for DSP	Siddamal, KLE Technological
		Workloads	University