

**Category No.5: C-DAC, Bangalore, Project Engineer –VLSI Design (Logic Design)**

Post:	Project Engineer –VLSI Design (Logic Design)
Post Code:	PE- 04/LD
No. of Posts	2
Duration of the position	Three Years
Educational Qualification	<ul style="list-style-type: none"><li>• Full time 1<sup>st</sup> Class B.E/ B. Tech in Electronics &amp; Communication / Telecommunication / Electronics or Equivalent with minimum 2 years of relevant post qualification work experience.</li></ul> <p style="text-align: center;"><b>OR</b></p> <ul style="list-style-type: none"><li>• Full time 1<sup>st</sup> Class B.E/ B. Tech in Electronics &amp; Communication / Telecommunication / Electronics or Equivalent <b>AND</b> Full time 1<sup>st</sup> class M.E/M. Tech in Micro-Electronics/ VLSI Design/ Electronics or equivalent plus at least 1 year of relevant post qualification work experience.</li></ul>
Mandatory Experience (in one or more topics)	<ul style="list-style-type: none"><li>• Hand-on experience in RTL simulation, verification and modeling using VHDL/ Verilog/ System Verilog.</li><li>• Knowledge of Digital IC Design (Simulation/ Synthesis [ASIC/ FPGA]/ Static Timing Analysis/ Logic Equivalence Check/ Back-Annotation/ DFT).</li><li>• Experience in prototyping the developed IP cores on FPGAs.</li><li>• Fundamentals of Computer Architecture, Arithmetic Units Design, Bus protocols Architecture and Design, Memory Controllers Design and SoC Design.</li></ul>
Other Skills and Qualities	<ul style="list-style-type: none"><li>• Basic knowledge of C &amp; Assembly level programming and scripting.</li><li>• Good debugging, problem solving/ analytical skills.</li><li>• Good interpersonal skills and ability to work in a team.</li></ul>
Mode of selection	Written Test and Interview
Monthly Consolidated salary	Rs. 31,000 /- plus based on the post qualification relevant experience
Maximum Age	30 years