Category No.2: C-DAC, Bangalore, Project Manager –VLSI Design

|  | Total design   |
|--|--|
| Post:  | Project Manager – VLSI Design  |
| Post Code:                                   | PM- 01/VLSI  |
| No. of Post                                  | 1  |
| Duration of                                  | Three Years  |
| the position                                 |  |
| Educational<br>Qualification                 | <ul> <li>Full time 1<sup>st</sup> Class B.E/B. Tech in Electronics &amp; Communication / Telecommunication / Electronics or Equivalent with at least 11 years of relevant post qualification work experience.</li> <li>OR</li> </ul>         |
|  | • Full time 1st Class M.E/ M. Tech in VLSI Design / Microelectronics/ Electronics or Equivalent with at least 7 years of relevant post qualification work experience.  |
|  | OR   |
|  | Ph.D in VLSI Design / Microelectronics / Electronics with at least 4 years of post-qualification work experience   |
|  | Hand-on experience in RTL simulation, verification and modeling using VHDL/<br>Verilog/ System Verilog.  |
| Mandatory Experience (in one or more topics) | <ul> <li>Knowledge of Digital IC Design (Simulation/ Synthesis [ASIC/ FPGA])/ Static         Timing Analysis/ Logic Equivalence Check/ Back-Annotation/ DFT).</li> <li>Experience in prototyping the developed IP cores on FPGAs.</li> </ul> |
|  | <ul> <li>Hand-on experience in FPGA/ASIC Design tool sets.</li> </ul>  |
|  | <ul> <li>IP core design for Arithmetic Units, Bus protocols, Memory Controllers and</li> </ul>   |
|  | SoC design.  |
|  | PCIe, DDR3/4, 1G and 10G Ethernet based design experience.   |
|  | Microblaze, PPC or ARM SoC etc. based FPGA design projects   |
|  | Coordinated teams for the execution of FPGA/ASIC projects  |
|  | Skilled to develop a detailed project plan to monitor and track progress   |
|  | Experience in Physical Design handling Netlist to GDSII flow.  |
|  | • Experience in ASIC Synthesis, Floor Planning, Placement Optimizations, CTS,  |
|  | Routing and Timing Closure of Full-Chip designs.   |
|  | High Speed Serial Link design / simulation   |
|  | Power and Interconnect network integrity and validation  |
| Other Skills                                 | Basic knowledge of scripting languages is desirable.   |
| and Qualities                                | Good debugging, problem solving / analytical skills.   |
|  | Good interpersonal skills and ability to handle teams.   |
| Mode of selection                            | Interview  |
| Monthly<br>Consolidated<br>salary            | Rs 64000 plus based on the post qualification relevant experience  |
| Maximum Age                                  | 40 Years   |
| Maximum nge                                  | 10 rears   |